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Abstract 
This research presents on a CMOS sensor, which includes a chopper stabilized front-
end amplifier with DC suppressed feedback and a 12-bit successive approximation register 
(SAR) analog-to-digital converter (ADC) with background calibration. It could reduce the 
flicker noise interference in the low frequency and suppressed the DC offset voltage 
between the two input signals. Therefore, this structure is suitable for bio-medical 
applications. The bio-medical signals are smaller than 5 mV in the low frequency between 
0.01 Hz and 1 kHz. After amplifying, the signals will be digitized by a 12-bit SAR ADC. 
The chopper stabilized amplifier has a clock rate, 16 kHz, controlling the chopper 
switches and shifting the original signals to 16 kHz in order to reducing the flicker noise. 
In our case, the flicker noise could lower at least 80 times at this clock rate. The two-
Thomas Biquad low-pass filter, as the anti-aliasing filter, could suppress the harmonic 
signals at least 40dB before digitalized by ADC. 
For the 12-bit SAR ADC, the differential nonlinearity (DNL) is +0.576/-0.96 least 
significant bit (LSB), and the integral nonlinearity (INL) is +0.534/-0.655 LSB. The signal-
to-noise and distortion ratio (SNDR) can be estimated 69dB. The effective number of bits 
(ENOB) is 11.17. The total power dissipation of the ADC is 60-µW at 500-KS/s sampling 
rate and the supply voltages are ±0.5V. The figure of merit (FOM) is 52.08-fJ/conversion 
step. 
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CHAPTER 1 
INTRODUCTION 
Motivation 
Our body generates several bio-electrical signals which can be detected and 
visualized through electrocardiograms (EKG), electromyograms (EMG), and 
electroencephalograms (EEG). For some time now, physicians have depended on these 
bio-signals to diagnose different kinds of diseases and to monitor these signals in an effort 
to control the patients’ health conditions and give them suitable treatment, including 
medication, physical therapy, and/or nourishment. 
Portable health monitors or devices are becoming increasingly important and 
necessary in modern society where people are living longer through advancing 
technologies. Portable health monitors can not only improve the living quality of seniors 
and chronic patients, but can also build a better connection between patients and doctors. 
For example, a diabetic would not need to stay in a hospital or health center for a long 
period of time. They can still maintain their regular activities; working, studying, sporting, 
and in this way, reduce a huge health care budget without sacrificing health care quality. 
Low-power circuit design is a critical factor for portable devices. With a proper 
design, a device can have a long operating period and/or perform more functions to obtain 
detailed data which could help doctors and nurses more accurately diagnose health 
parameters. Continual monitoring of patients with portable devices can be a significant 
improvement to patients with chronic ailments, but also to members of the healthcare 
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profession as a front-line defense system. Doctors could review the long-term recorded 
data when prescribing medications and their dosages. 
This research project focuses on the low-power, battery-operated front-end analog 
circuit design for a bio-sensor, which could collect and digitalize the bio-electrical signals 
based on 0.18µm TSMC process. It can operate with as little as 1.0 volt power supply, 
which is suitable for portable medical devices.  
Biosignal Introduction and Recording Technology [1] 
Bioelectric potentials are generated by excitable cells which are components of many 
different tissues, like neurons, muscles, or organs. There are two electrical potentials which 
displayed on these cells. One is a resting potential, the other is an action potential. Without 
stimulator, the cell stays in a resting potential (dc offset potential) in the range -50 mV to 
-100 mV. There is the membrane threshold potential (usually about 20 mV more than the 
resting potential) of a cell. When the stimulus exceeds this potential, an unattenuated action 
potential travels with a constant velocity along the membrane of the excitable cell. 
The electrocardiogram (ECG) recordes the electrical activity during the four 
chambers of the heart contract or rest in the circulatory system. As shown in Figure 1.1 [2], 
the sinoatrial (SA) node is a pacemaker of the heart generating the initial cardiac impulse, 
conducting to the atrial muscle and spreading to the atrioventricluar (AV) node. Then the 
impulse goes through bundle branches and purkinje fibers the heart returning to the initial 
state (resting state), eventually. During the cardiac electrical activity, ECG waves can be 
measured using body-surface electrodes by 12 standard leads from different angles.  These 
signals have amplitude between 10 µV and 5 mV, and a bandwidth from 0.05 to 100 Hz. 
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Each lead has P, Q, S, R, T and U waves as illustrated in Figure 1.2 and Table 1.1 presents 
the normal duration intervals. The P wave is produced by left atrial excitation; the QRS 
complex by atrial systole, diastole and ventricular excitation; the T wave is caused by 
ventricular systole; the U wave is generated by ventricular diastole.  According to the wave 
duration, magnitude, and relationships, physicians can diagnostic or monitor patients’ 
condition. 
 
Figure 1.1 The electrical activity of the heart [2]. 
Table 1.1 ECG intervals [3]. 
 Normal duration (sec) 
 Average Range 
PR interval 0.18 0.12-0.20 
QRS duration 0.08 0.07-0.10 
QT interval 0.40 0.33-0.43 
ST interval  
(QT minus QRS) 
0.32  
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Figure 1.2 ECG waves. 
The electromyogram (EMG) recordes the electrical activity on superficial muscles by 
using the surface electrodes. The amplitude is in the range 20 to 2000 µV at the variable 
frequency from 6 to 30 Hz. The electroencephalogram (EEG) records the potential 
fluctuations from the brain. There are several different ways to measure the brain activity. 
An electrocorticogram (ECoG) is the external way using electrodes placing on different 
exposed positions of the surface of the brain, as shown in Figure 1.3. The frequencies of 
these brain waves range from 0.5 to 100Hz and the magnitudes of the potential voltage are 
between 20 to 200 µV. Table 1.2 is a summary of the common bio-signals. 
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Figure 1.3 The International Federation 10-20 electrode system. 
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Table 1.2 Common bio-signals. 
Biosignals Bandwidth Magnitude 
ECG 0.05 ~ 100 Hz 10 ~ 5000 µV 
EMG 10 ~ 1K Hz 20 ~ 2000 µV 
EEG 0.5 ~ 100Hz 1 ~ 500 µV 
Figure 1.4 is a conventional bio-potential recording system. Two skin electrodes are 
glued on the human body to get the signal into an instrumentation amplifier (IA) increasing 
amplitude,  passing through a bandpass filter (BPF) to get rid of the noise, then digitalizing 
it by an analog-to-digital converter (ADC), finally a digital signal processor (DSP) 
analyzing the data. 
IA ADC DSP
BPF
 
Figure 1.4 A conventional bio-potential recoding system. 
Several important issues for designing a conventional bio-potential recoding system 
should be considered. First, the bio-signals are the low frequencies and narrow bandwidths. 
There is a difficulty to design a simple and suitable BPF. Second, there is the differential 
electrode offset (DEO), which comes from the two skin electrodes. Traditional, the IA is a 
combination of several amplifiers to compensate this offset. Third, the flicker noise and 
common-mode noise are generated from the IA. It is inversely proportional to the 
frequency. When CMOS integrated circuits operate at low frequency, it becomes an 
important part of noise source. The common-mode noise depends on the architecture of the 
amplifier. 
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Goals and Dissertation Organization 
The goal of this research is to implement a suitable and simple architecture of the 
bio-signal recording system without external components for 1.0 volt battery-operating. 
Chapter 2 presents the behavior simulation of the bio-signal recording system using 
MATLAB®. Chapter 3 describes the chopper stabilized front-end amplifier instead of the 
traditional instrument amplifier, a MOSFET lowpass filter for the low frequency and 
narrow bandwidth without external capacitances, and finally an anti-aliasing lowpass filter. 
And Chapter 4 demonstrates a low saving power 12-bit ADC design. The chip layout, PCB 
layout and testing issues are discussed in Chapter5. 
    
7 
CHAPTER 2 
The System Level Simulation 
Introduction 
The system level simulation has been used to estimate the performances of the design 
methodologies under fundamental specifications. When designers provide more detail 
factors, the more accurately evaluation we could get. It saves a lot of iteration time 
optimizing the design or choosing a suitable methodology to the system. MATLAB® is a 
very adequate simulation tool for the system level simulation. 
In this chapter, flicker noise, low input frequencies and narrow bandwidths, will be 
parameterized and become factors in the system level simulation. First, the flicker noise 
could be considered very carefully in order to choosing a suitable architecture for the front-
end amplifier; the order of a BPF depends on the input frequency and the bandwidth 
requirements. And then the behavior models are presented. Finally, the simulation results 
are shown. 
Noise Analysis [4] [5] [6] 
In order to finding the lower limitation of the electrical signal and optimal the size of 
the circuit, it is necessary to analysis the noise inside the circuits. The noise comes from 
the electrical phenomena in the CMOS integrated circuits which this research is 
complimented by. They are caused by small current or voltage fluctuations, temperature 
drift, or operating frequencies, etc. It is different types of noise which come from different 
sources. In this research, the thermal noise and flicker noise (1/f noise) are the most 
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important issues. Therefore, the following paragraphs will present the fundamental 
concepts of these two types of noise. 
Thermal noise is due to the random thermal motion of the electrons in devices. This 
noise is directly proportional to the temperature (T: absolute temperature) and can be 
represented by a series voltage generator 𝑣2 or by a shunt current generator 𝑖2 in a resistor 
R, as shown in Table 2.1 (a.2) and (a.3). The equivalent equations are 
𝑣2 = 4𝑘𝑇𝑅∆𝑓 (2.1) 
𝑖2 = 4𝑘𝑇
1
𝑅
∆𝑓 (2.2) 
where k is Boltzmann’s constant (1.38 × 10−23 V-C/K). At room temperature 4𝑘𝑇 =
1.66 × 10−20V-C. 
Flicker noise is also named 1/f noise, because the power spectral density is inversely 
proportional to the frequency. It is due to the fluctuations in the MOSFET surface by 
trapping and releasing the carriers and generated the noise concentrated at low frequencies. 
The flicker noise is always associated with the direct current. It is the difference between 
the thermal noise and the flicker noise. The equivalent function is 
𝑖2 = 𝐾1
𝐼𝑎
𝑓𝑏
∆𝑓 (2.3) 
where 
∆𝑓 = a small bandwidth (typically 1 Hz) at frequency f 
I = direct current 
K1 = constant for a particular device 
a = constant in the range 0.5 to 2 
b = constant of about unity 
Burst noise is another type of low-frequency noise. Its equivalent function is 
𝑖2 = 𝐾2
𝐼𝑐
1 + (
𝑓
𝑓𝑐
)2
∆𝑓 
(2.4) 
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where 
I = direct current 
K2 = constant for a particular device 
c = constant in the range 0.5 to 2 
fc = particular frequency for a given noise process 
The noise spectral density drops very fast as 1 𝑓2⁄ . Therefore, in this research the 
flicker noise is the mainly issue in the low-frequency. Table 2.1 is a summary of the small-
signal equivalent circuits with noise sources and the correspondent noise equations for the 
resistor, diode, and MOSFET. 
The MOSFET small-signal equivalent circuit as shown in Table 2.1(c.2) and the noise 
equations (2.9) and (2.10), the noise currents are in two different terminals, drain and gate. 
The drain noise current is caused by the thermal noise and flicker noise. In the thermal 
noise term, it is proportional to T and the small-signal transconductor (gm), which is defined 
as (2.11) and (2.14).  It is proportional to the drain DC current (ID) or the width to length 
ratio (𝑊 𝐿⁄ ) of MOSFET. The second term, flicker noise, is also proportional to ID, but 
inverse proportional to the frequency and the square of the length of MOSFET. It implies 
increasing the length of MOSFET can reduce the noise current in the drain terminal. 
 
Table 2.1 The small signal equivalent circuits with noise sources and the noise equations. 
R
 
R
2v
 
R 2i
 
𝑣2 = 4𝑘𝑇𝑅∆𝑓 (2.5) 
𝑖2 = 4𝑘𝑇
1
𝑅
∆𝑓 (2.6) 
(a.1) (a.2) (a.3)  
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𝑣𝑠2 = 4𝑘𝑇𝑟𝑠∆𝑓 (2.7) 
𝑖2 = 2𝑞𝐼𝐷∆𝑓 + 𝐾
𝐼𝐷
𝑎
𝑓
∆𝑓 (2.8) 
(b.1) (b.2)  
S
G
D
 
G D
S
2
gi
2
dirogmviviCgs
Cgd
 
𝑖𝑑
2 = 4𝑘𝑇 (
2
3
𝑔𝑚) ∆𝑓 + 𝐾𝐹
𝐼𝐷
𝑓𝐶𝑜𝑥𝐿2
∆𝑓 
(2.9) 
4𝑘𝑇(
2
3
𝑔𝑚)∆𝑓 
 
𝐾𝐹
𝐼𝐷
𝑓𝐶𝑜𝑥𝐿2
∆𝑓 
:Thermal noise 
:Flicker noise 
KF :flicker noise coefficient 
𝑖𝑔2 = 2𝑞𝐼𝐺∆𝑓 +
16
15
𝑘𝑇𝜔2𝐶𝑔𝑠
2 ∆𝑓 
(2.10) 
IG :gate leakage current 
(c.1) (c.2) 𝐶𝑔𝑠 =
2
3
𝐶𝑜𝑥𝑊𝐿 
 
𝑔𝑚 =
𝜕𝑖𝐷
𝜕𝑣𝐺𝑆
 (2.11) 
𝑖𝐷 =
1
2
𝜇0𝐶𝑜𝑥 (
𝑊
𝐿
) (𝑣𝐺𝑆 − 𝑉𝑇𝐻)
2,   0 ≤ 𝑣𝐷𝑆 ≤ (𝑣𝐺𝑆 − 𝑉𝑇𝐻) (2.12) 
𝐾 = 𝜇0𝐶𝑜𝑥;  𝛽 = 𝐾
𝑊
𝐿
= 𝜇0𝐶𝑜𝑥
𝑊
𝐿
   (𝐴 𝑉2⁄ ) (2.13) 
𝑔𝑚 = 𝛽(𝑣𝐺𝑆 − 𝑉𝑇𝐻) = √2𝛽𝐼𝐷 =
2𝐼𝐷
(𝑣𝐺𝑆 − 𝑉𝑇𝐻)
 (2.14) 
The gate noise current (2.10) is caused by the gate leakage current and the thermal 
noise. The leakage current is very small compared with the drain current. The second term 
is the thermal noise and usually considered as a high frequency noise.  Therefore, the gate 
noise current can be ignored in this research since the bio-signals are in the low frequency. 
    
11 
In HSPICE BSIM3 model [7], the MOSFET noise power spectra density is presented 
in (2.15). The thermal noise and the flicker noise asymptote meet at a frequency fc, which 
is called the flicker noise corner frequency. 
𝑖𝑛𝑑
2 = (𝑐ℎ𝑎𝑛𝑛𝑒𝑙 𝑡ℎ𝑒𝑟𝑚𝑎𝑙 𝑛𝑜𝑖𝑠𝑒)2 + (𝑓𝑙𝑖𝑐𝑘𝑒𝑟 𝑛𝑜𝑖𝑠𝑒)2 (2.15) 
(𝑐ℎ𝑎𝑛𝑛𝑒𝑙 𝑡ℎ𝑒𝑟𝑚𝑎𝑙 𝑛𝑜𝑖𝑠𝑒)2 =
8𝑘𝑇 ∙ 𝑔𝑚
3
 (2.16) 
(𝑓𝑙𝑖𝑐𝑘𝑒𝑟 𝑛𝑜𝑖𝑠𝑒)2 =
𝐾𝐹 ∙ 𝑔𝑚
2
𝐶𝑜𝑥𝑊𝑒𝑓𝑓𝐿𝑒𝑓𝑓𝑓𝐴𝐹
 (2.17) 
Where 
AF: flicker noise exponent. 
KF: flicker noise coefficient in the range 10−19 to 10−25 𝑉2 ∙ 𝐹 
NLEV: noise equation selector. 
In order to having reasonable noise parameters for system level simulation, a simple 
fully differential amplifier is simulated by HSPICE with AF=1, NLEV=2, and 
KF=3 × 10−24 ,10−24, 5 × 10−25 and 10−25. Figure 2.1 presents the simulation results 
with these 4 cases. The corner frequency drifts from 10 KHz to 3.17 MHz. However, the 
bio-signals’ bandwidth is below 100Hz. Assuming the minimum input signal is 10µV at 
0.05 Hz, in the worst case the input noise is 0.5µV2/Hz. It is impossible to sense the bio-
signal directly. Therefore, the chopper stabilization technique is used to shift the input 
signals to higher frequency bandwidth by a proper clock rate, which above the corner 
frequency, fc. In this way, the minimum input noise will depend on the thermal noise (2.16), 
which is proportional to the transconductor (gm) of the amplifier. The chopper amplifier 
will be discussed more detail in the next chapter. 
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Figure 2.1 The spectral density of the drain-current noise generator in a fully differential 
amplifier 
The Behavior of Models and Simulation Result 
12BIT 
ADC
clk1 clk1
Chopper Amplifier Anti-Aliasing 
Filter
EXG 
signal
 
Figure 2.2 Block diagram for the system level simulation. 
The behavior of model for each circuit block and the connections are represented in 
Figure 2.2. The chopper amplifier, which has flicker noise and thermal noise, includes a 
low gain amplifier and two modulators; the first one shifts the bio-signal to the higher 
frequency; the other shifts the amplified signal to the original frequency and generates 
harmonic signals based on the clock frequency (clk1). The following block is an anti-
aliasing filter (AAF) to eliminate the harmonic signals. The analog-to-digital converter 
samples and digitalizes the signal. 
The main issues for the system level simulation are to select the suitable clock 
frequency for the chopper amplifier and the lowest order of the AAF. The clock frequency 
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should between the corner frequency and the -3dB frequency of the low gain amplifier. 
The order of the AAF also depends on the clock frequency. Since the ADC has 12 bits and 
1volt, the gain of the chopper amplifier can be estimated as follow: 
𝑆𝑁𝑅𝐴𝐷𝐶 = 6.02𝑁 + 1.76 = 6.02 × 12 + 1.76 = 74 (𝑑𝐵) (2.18) 
𝐿𝑆𝐵 =
1 𝑣𝑜𝑙𝑡
212
= 244.14 ≈ 250 (𝜇𝑉);  (2.19) 
𝑠𝑖𝑔𝑛𝑎𝑙𝑚𝑖𝑛 = 1 (𝜇𝑉) ⟹ 𝐺𝑎𝑖𝑛 ≈ 48𝑑𝐵 (2.20) 
After several iterations, the following simulation results, as demonstrated in Figure 
2.3 and Figure 2.4, show the clock rate is 16 kHz and the order is 1for AFF, and then the 
reasonable SNR is for the 12 bit ADC. 
 
Figure 2.3 The transient simulation results. 
 
Figure 2.4 The frequency domain simulation results.  
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CHPATER 3 
The Chopper Amplifier 
Introduction 
There are two critical issues for sensing small amplitudes of bio-signals in a low 
frequency. One is the differential electrical offset (DEO) voltage, which cause a DC offset 
voltage. The other is the flicker noise in low frequency, which is larger than the input 
signal. In the chapter, the DEO voltage in bio-signals is introduced, first. A chopper 
amplifier, switched-cap lowpass filter, and an anti-aliasing lowpass filter are represented, 
and the simulation results are shown. 
The Differential Electrical Offset (DEO) voltage 
C
C
C
e+
e+
e+
C
+
C
+
C
+
A
-
A
-
Electrode Electrolyte
I
 
Figure 3.1 Electrode-electrolyte interface. 
The passage of electric current from the body to an electrode can be presented by 
examining the electrode-electrolyte interface [1], as shown in Figure 3.1. The electrolyte 
represents the body fluid containing ions. A current crosses the interface from the electrode 
to the electrolyte. 
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A half-cell is a structure that contains a conductive electrode and a surrounding 
conductive electrolyte separated by a naturally occurring Stern layer. Chemical reactions 
with this layer momentarily pump electric charges between the electrode and the 
electrolyte, resulting in a potential difference known as the half-cell potential, as illustrated 
in Table 3.1. Here is an example as shown below: 
The standard hydrogen half-cell: 
Original equation 
𝑍𝑛 +  𝐶𝑢2+  ⟶  𝑍𝑛2+ + 𝐶𝑢 (3.1) 
Half-cell (anode) of Zn 
𝑍𝑛 →  𝑍𝑛2+ + 2𝑒− (3.2) 
Half-cell (cathode) of Cu 
𝐶𝑢2+ + 2𝑒−  → 𝐶𝑢 (3.3) 
 
Table 3.1 Half-cell Potentials for Electrode Materials at 25ºC [1] 
Metal and Reaction Potential Eº (V) 
𝐴𝑔 +  𝐶𝑙−  ⟶ 𝐴𝑔𝐶𝑙 + 𝑒−  +0.223 
𝐴𝑔 →  𝐴𝑔+ + 𝑒− +0.799 
𝐻2  ⟶  2𝐻
+ +  2𝑒− 0.0 by definition 
In electrochemistry, the Nernst equation, as shown in, is an equation that relates the 
equilibrium reduction potential of a half-cell in an electrochemical cell to the standard 
electrode potential, temperature, activity, and reaction quotient of the underlying reactions 
and species used. 
𝐸 = 𝐸0 +
𝑅𝑇
𝑛𝐹
ln
𝑎1
𝑎2
 (3.4) 
where 
E = half-cell potential 
E0 = standard half-cell potential 
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n = the number of moles of electrons transferred in the half-reaction 
F = the Faraday constant; 𝐹 = 9.64853399 × 104  𝐶 𝑚𝑜𝑙⁄  
R = the universal gap constant; 𝑅 = 8.314472 𝐽 (𝑘 ∙ 𝑚𝑜𝑙)⁄  
T = the absolute temperature 
a1 = the chemical activity of the ions outside the cell 
a2 = the chemical activity of the ions inside the cell 
At room temperature (25°C) 𝑅𝑇 𝐹⁄ ≈ 25.693𝑚𝑉 for cells 
The silver/silver chloride (Ag/AgCl) electrode is a practical electrode that approaches 
the characteristics of a perfectly nonpolarizable electrode, in which current passes freely 
across the electrode-electrolyte interface, requiring no energy to make the transition. 
The behavior of the Ag/AgCl electrode is governed by two chemical reactions. The 
first involvers the oxidation of silver atoms on the electrode surface to silver ions in 
solution at the interface. The second reaction occurs immediately after the formation of 𝐴𝑔
+ 
ions. These ions combine with 𝐶𝑙− ions already in solution to form the ionic compound 
AgCl. 
𝐴𝑔 ⇆ 𝐴𝑔
+ + 𝑒− (3.5) 
𝐴𝑔
+ + 𝐶𝑙− ⇆ 𝐴𝑔𝐶𝑙 ↓ (3.6) 
The silver chloride’s rate of precipitation and of returning to solution is a constant Ks 
known as the solubility product. For AgCl, the solubility product is 𝐾𝑠 = 1.56 × 10
−10. 
The first and second terms on the right-hand side are constants; only the third is determined 
by the activity of the Cl- ion, which is caused by the current through the electrode. 
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𝑎𝐴𝑔+ × 𝑎𝐶𝑙− = 𝐾𝑠 (3.7) 
𝐸 = 𝐸𝐴𝑔
0 +
𝑅𝑇
𝑛𝐹
ln 𝐾𝑠 −
𝑅𝑇
𝑛𝐹
ln 𝑎𝐶𝑙− (3.8) 
Although theoretically every Ag/AgCl electrode should have the same half-cell 
potential, there are usually differences from one to another. These differences as known 
the differential electrical offset (DEO) [8] [9] [10] should be quite small, of the order of 
millivolts. However, occasions can arise in which the differences can be as high as tens – 
or in extreme cases, even hundreds – of millivolts. 
Rd
Rs
Ehc Cd
 
Figure 3.2 Equivalent circuit for a biopotential electrode. 
The equivalent circuit for a biopotential electrode is shown in Figure 3.2. Ehc is the 
half-cell potential. Cd represents the capacitance across the double layer of charge at the 
electrode-electrolyte interface. Rd represents the leakage resistance across this double 
layers. Rs is the resistance of the electrolyte. At the low frequencies, where 1 𝜔𝐶⁄  ≫  𝑅𝑑, 
the impedance is 𝑅𝑑 + 𝑅𝑠. At the high frequencies, where 1 𝜔𝐶⁄  ≪ 𝑅𝑑, the impedance is 
𝑅𝑠. (Typical values are Rs = 2kΩ, Rd = 10kΩ and Cd = 10µF). 
Figure 3.3 (a) is a simple illustration to show the Ag/AgCl electrode connecting with 
the skin. The epidermis is the outermost layer and dermis and subcutaneous layer contain 
the vascular and nervous components. The electrical equivalent circuit is shown in Figure 
3.3 (b). There is a potential difference Ese between gel and epidermis, which is given by 
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the Nernst equation. In Figure 3.3 (c) the typical values are presented. Usually, the skin 
potential, Ese, changes by 5 to 10 mV as motion artifact. 
Ehe
Ese
RdCd
Rs
Ru
ReCe
Electrode
Gel
Epidermis
Dermis & 
subcutaneous layer
0.8V
10mV
10k  10µF
2k  
200  
200k  1pF
(a) (b) (c)
 
Figure 3.3 (a) A body-surface electrode placed against skin, (b) The electrical equivalent 
circuit, (c) The typical values for the modeling circuit 
According to previous paragraphs, the Ehe and Ese drift very slowly by time and there 
is a standard to rule this drift voltage. Therefore, the DC-offset exists when we use two 
Ag/AgCl electrodes to measure the biopontential from human bodies. Figure 3.4 
demonstrates an equivalent circuit for the interface of two Ag/AgCl electrodes and the bio-
medical amplifier.  The input common mode voltage, Vin,cm, is shown in (3.9). The input 
differential mode voltage, Vin,diff, is shown is (3.10) assuming the primary differential 
voltage between Ehe1 and Ehe2. 
Ehe1Ese1
Rd1
Cd1
Rs1Ru1
Re1
Ce1
Ehe2Ese2
Rd2
Cd2
Rs2Ru2
Re2
Ce2
Bioelectric 
generator Vin
 
Figure 3.4 The equivalent circuit for tissue and electrode system. 
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𝑉𝑖𝑛,𝑐𝑚 = 𝐸ℎ𝑒 + 𝐸𝑠𝑒 (3.9) 
𝑉𝑖𝑛,𝑑𝑖𝑓𝑓 = 𝑉𝑎𝑐,𝑏𝑖𝑜−𝑔𝑒𝑛 + ∆𝐸ℎ𝑒 (3.10) 
American National Standard/Association for the Advancement of Medical 
Instrumentation (ANSI/AAMI) [11] defines the standards for “EGC Disposable 
Electrodes”. Some of the key points are shown below: 
Gel-to-gel measurements: a pair of electrodes connected gel-to-gel shall, after a 1 minute 
stabilization period 
1. The average value of 10 Hz ac impedance shall not exceed 2 kΩ. 
2. The maximum dc-offset is 100 mV after 1 minute stabilization period. 
3. The offset voltage shall be smaller than 150 µVp-p in the pass band of 0.15 to 100 Hz. 
4. The observed dc voltage offset change across a pair of electrodes connected gel-to-gel 
shall not exceed 100 mV. In no case shall this period be less than 8 hours. 
Measurements on human skin [12]:  
1. The short-term impedance generally decreases over time (4 hours) and ranged 10 to 
100 kΩ for different makes. The impedance can decrease up to 50% in one hour. 
2. The offset ranges from 2 to over 100 mV for different makes. 
3. The “dynamic offset” is also measured. It ranged from 1 mV for the best electrode after 
one day of application, to over 125 mV (the limit of the recording equipment) for the 
worst. 
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A Chopper-Stabilized Amplifier with DC offset suppressed feedback 
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DC offset Voltage suppressed 
Switched-Cap Filter
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Figure 3.5 The simplified front-end amplifier structure. 
Figure 3.5 illustrates the simplified structure of the front-end amplifier [13] [14] [15] 
which includes a chopper-stabilized amplifier, a DC offset suppressed feedback, and an 
anti-aliasing filter. The chopper-stabilized amplifier is based on a fully differential 
difference amplifier (DDA), as shown in Figure 3.6, with a mid-band gain, Cin/Cf, by using 
switches chopper the input signal to the higher frequency and after the amplifier, shifting 
the output signal to the original frequency. 
The DDA [16] [17] has four inputs,which are  Vpp, Vpn, Vnp, and Vnn, and suppresses 
the input DC offset voltage caused by “Vpp-Vnp”, which can be expressed as (3.11). Vpn 
and Vnp are the detected DC offset voltages from the feedback switched-cap lowpass filter. 
Vpp and Vnn are the input choppered signals; subtract the DC offset; and then compare 
them to generate the outputs, Vop and Von, with a gain, A0. 
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𝑉𝑜 = 𝑉𝑜𝑝 − 𝑉𝑜𝑛 = 𝐴0[(𝑉𝑝𝑝 − 𝑉𝑝𝑛) − (𝑉𝑛𝑝 − 𝑉𝑛𝑛)] (3.11) 
Vpp
Vpn
Vnp
Vnn
Vop
Von
Vnn Vnp VpnVpp
Vcm
VBP
Vop Von
Vdd
-Vss
 
Figure 3.6 The fully difference differential amplifier. 
In the chopper stabilized amplifier, there are two non-overlapping clocks, which 
control the switches, and the clock rate is 16 kHz. When “ph2n” is active, the signals pass 
directly. “no1” equals to “ni1” and “no2” equals to “ni2”. When “ph1n” is active, the 
signals swap. Figure 3.7 shows the relationship of the switches and the clocks. The input-
referred noise simulation results [18] are illustrated in Figure 3.8, Figure 3.9, and Table 
3.2. At 1Hz, The input-referred noise is decreased 80 times with chopper switches when 
the clock rate is 16 kHz. 
no1
no2
ni1
ni2
ph1n
ph2n
ph2n
ph2n
ph1n
 
Figure 3.7 The chopper switches. 
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Figure 3.8 The input-referred noise with and without the chopper switches. 
 
Figure 3.9 The input-referred noise which chopper switches at 16 kHz clock rate. 
Table 3.2 The summary of the input-referred noise. 
Frequency (Hz) Input-referred noise 
without chopper 
Input-referred noise 
with chopper 
0.01 153.80 µV/√𝐻𝑧 148.0 nV/√𝐻𝑧 
0.1 6.89 µV/√𝐻𝑧 48.9 nV/√𝐻𝑧 
1 1.54 µV/√𝐻𝑧 19.0 nV/√𝐻𝑧 
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The DC offset value is extracted by a MOSFET-capacitor LPF with a dominate pole 
about 0.01Hz, as shown in Figure 3.10. In order to create a very low frequency pole, we 
need a large time constant, . The transform function of the LPF is 
𝐻(𝑠) =
𝑉𝑜𝑢𝑡(𝑠)
𝑉𝑖𝑛(𝑠)
= −
1
𝑠𝑅1𝐶1
 
(3.12) 
𝜔 =
1
𝜏
=
1
𝑅1𝐶1
= 2𝜋𝑓𝑜 
(3.13) 
𝑅1 =
1
2𝜋𝑓0𝐶1
=
1
2𝜋 × (0.1𝐻𝑧) × (2𝑝𝐹)
 
(3.14) 
Equation (3.14) shows the input resistor is too large to implement inside a chip. Using 
MOSFET resistor is suitable way. The frequency and transient simulation results are shown 
in Figure 3.11 and Figure 3.12. The dominate pole is about 0.1Hz and the low frequency 
signal could be extracted successfully. For the transient simulation, there are two different 
input signals. One is 10 kHz with ±10 mV amplitude; the other is 0.01 Hz with ±200 mV 
amplitude. 
Vin-
Vin+
Vout-
Vout+
C1
C1
reset
reset
R1
R1
Vb
 
Figure 3.10 The MOSF-capacitor LPF. 
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Figure 3.11 The frequency response of the feedback MOSFET-C LPF. 
 
Figure 3.12 The transient simulation result. 
Figure 3.13 is the 2nd order Tow-Thomas Biquad low-pass filter [6] which is used as 
an anti-aliasing filter and replacing the resistors to the MOSFET resistors, as shown Figure 
3.14. The price by using MOSFET type resistors is that it needs an extra bias voltage, Vb, 
to control the resistors’ values. The advantage of this structure is the less sensitive to finite 
opamp gain effects. 
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Figure 3.13 The 2nd order lowpass filter. 
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Figure 3.14 The Two-Thomas Biquad (MOSFET-C) lowpass filter. 
In order to filter the noise and folded signals in harmonic frequencies because of the 
chopper clock, we assume the signal should be attenuated about 40dB at 16 kHz and the -
3dB bandwidth frequency, o, is lower than 1 kHz; and then calculate the suitable values 
for each component by using the transfer function of the 2nd order Tow-Thomas Biquad 
low-pass filter as shown below: 
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𝐻(𝑠) =
1
𝑅1𝑅2𝐶1𝐶2
×
1
𝑠2 +
1
𝑅3𝐶1
𝑠 +
1
𝑅2𝑅4𝐶1𝐶2
 
(3.11) 
𝐻(𝑠) = 𝑘0 ×
1
𝑠2 + (
𝜔𝑜
𝑄 ) 𝑠 + 𝜔𝑜
2
 (3.12) 
𝜔𝑜 =
1
√𝑅2𝑅4𝐶1𝐶2
=
1
𝑅2𝐶1
    ;  𝑅2 = 𝑅4;  𝐶1 = 𝐶2 (3.13) 
𝜔𝑜
𝑄
=
1
𝑅3𝐶1
⇒ 𝑄 =
𝑅3
𝑅2
=
1
√2
⇒ 𝑅3 =
𝑅2
√2
 (3.14) 
After several times iterations, the reasonable values for the components are presented 
in Table 3.3 and the frequency simulation result is illustrated in Figure 3.15. 
Table 3.3 The component values. 
R1 = 4 MΩ 𝑊 𝐿⁄ = 275𝑛𝑚/880𝑛𝑛 
R2 = R4 = 50.0 MΩ 𝑊 𝐿⁄ = 4.295µ𝑚 220𝑛𝑚⁄  
R3 = 35.33 MΩ 𝑊 𝐿⁄ = 2.73µ𝑚 220𝑛𝑚⁄  
C1 = C2 = 2 pF Area: 121µ𝑚 × 29.6µ𝑚 
Vb=140mV – Vss 
 
Figure 3.15 The frequency response of the anti-aliasing filter. 
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Simulation Results 
In this section, the different transient simulation results are presented. Figure 3.16 
shows the input signals have the ±2 mV amplitude with DEO voltage, 2 mV, in the first 
row. The second row shows the outputs of the amplifier. The third one illustrates the 
outputs of the anti-aliasing filter. The last one is the feedback signals. Figure 3.17 illustrates 
the input signals have the same amplitude with DEO voltage, 10 mV. The outputs of the 
anti-aliasing filter could recover the DEO effect. Figure 3.18 shows the input signals with 
the chopper clock frequency, 16 kHz. The outputs of the anti-aliasing filter can extracted 
the low frequency amplified signals. 
 
Figure 3.16 The transient simulation with DEO voltage 2mV. 
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Figure 3.17 The transient simulation with DEO voltage 10mV. 
 
 
Figure 3.18 The transient simulation with 16 kHz chopper clock rate. 
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CHAPTER 4 
A Low Power 12-bit SAR ADC with background calibration 
Introduction 
The analog-to-digital converter (ADC) is one of the key components in many medical 
devices. It is also one of the main components which cost most power in these devices. The 
advantages of the successive approximation register (SAR) ADC [19] [19] [20] are low 
power dissipation, medium speed, medium resolution and low energy per conversion-step. 
A low-power, high resolution with background calibration SAR ADC is 
implemented, which is suitable for medical applications. First, the conventional SAR ADC 
will be brief review and the power saving method is introduced. Second, the capacitor array 
[21] will be described and modified. Third, the structure of the comparator with auto-zero 
technology is demonstrated. Fourth, the methodology of background calibration. Finally, 
the simulation results and summary are presented. 
The conventional SAR ADC 
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Figure 4.1 A conventional SAR ADC. 
A conventional SAR ADC is shown in Figure 4.1. There are three main components, 
which are two capacitor arrays, a comparator and digital logic control block. For every 
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capacitor in the array, one terminal connects with the reference voltage, Vcm, and the other 
connects to the input signal during the sampling period. And during the comparing period, 
the capacitors disconnect with the reference voltage and the other connect to power supply. 
Every clock cycle, the comparator compares the storage voltages between the two capacitor 
arrays. According to the logic controller choose the selectors to charge one capacitor and 
discharge the other voltage in different capacitor arrays. The controller will repeat this 
compare function for 12 clock cycle. And then it starts the sampling period again.  
The typical capacitor array 
Figure 4.2 is a simplified SAR ADC block diagram. The DAC capacitor array is 
shown in Figure 4.3. There are three switches at the bottom plate of each capacitor. One 
switch connects with the reference voltage, “VREF”, which is usually the highest power 
supply, the second one connects with the input voltage, “VIN”. And the last one connects 
with the lowest power supply, “ground”. There is only one switch at the bottom of each 
capacitor turned on at the same time. 
DAC Capacitor Array
Vcm
VX
Shift Register & 
Control Logic
VIN
Di
 
Figure 4.2 A simplified block diagram of a SAR ADC [21]. 
During the sampling time, as illustrated in Figure 4.4 (a), all the bottom plates of 
capacitors switches to the input voltage, “VIN”. All the top plates connect to the half 
voltage, “Vcm” of the difference between the highest supply voltage, “VREF”, and the lowest 
supply voltage, “ground”. The relationship can be expressed as 
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𝑉𝑐𝑚 =
1
2
(𝑉𝑅𝐸𝐹 − 𝑉𝑠𝑠) 
(4.1) 
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Figure 4.3 b-bit single-ended DAC capacitor array. 
During the sampling period, the input voltage is fully stored in the capacitor array. 
During the comparing period, at time 0, which is the beginning at the 1st clock, as shown 
in Figure 4.4 (b) and (c), the bottom plate of the MSB capacitor is switched to VREF, which 
means the switch, “𝑆𝑏
+”, turns on. For other capacitors, the switches, “𝑆𝑏−1
−  to 𝑆0
−“, turn on 
and the bottom plates connect to ground. The capacitor array is charged to reach the value 
as 
𝑉𝑋[1] = 𝑉𝑐𝑚 − 𝑉𝐼𝑁 +
1
2
𝑉𝑅𝐸𝐹 (4.2) 
and the output of the latch is 
𝐷1 = {
1, 𝑉𝐼𝑁 <
1
2
𝑉𝑅𝐸𝐹
0, 𝑉𝐼𝑁 >
1
2
𝑉𝑅𝐸𝐹
 (4.3) 
If D1 is low, “0”, the 2nd largest capacitor, “Cb-1”, is connected to VREF, which means 
the switch, “𝑆𝑏−1
+ ”, is turned on at the next comparing clock cycle. However, if D1 is high, 
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“1”, the capacitor, “Cb”, is switched to ground and the “Cb-1” is connected to “VREF”. 
Following this switch rules, the flowchart is drawn in Figure 4.5. 
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Figure 4.4 (a) The sampling period, (b) The 1st clock cycle of the comparing period, (c) 
The equivalent circuit of (b). 
For a 3-bit SAR single-ended ADC, as shown in Figure 4.6, the bottom plate of the 
MSB capacitor, C3=4C, is switched to VREF. If the capacitor array settles in time TP, the 
total energy can be derived from VREF is 
𝐸0→1 = ∫ 𝑖𝑅𝐸𝐹(𝑡)𝑉𝑅𝐸𝐹
𝑇𝑃
0
𝑑𝑡 = 𝑉𝑅𝐸𝐹 ∫ 𝑖𝑅𝐸𝐹(𝑡)
𝑇𝑃
0
𝑑𝑡 (4.4) 
𝑖𝑅𝐸𝐹(𝑡) = −
𝑑𝑄𝐶3
𝑑𝑡
, 𝑄𝐶3(0
+) = 𝑄𝐶3(0
−) = 4𝐶𝑉𝑋[0] (4.5) 
⇒ 𝐸0→1 = −𝑉𝑅𝐸𝐹 ∫
𝑑𝑄𝐶3
𝑑𝑡
𝑑𝑡
𝑇𝑃
0
= −𝑉𝑅𝐸𝐹 ∫ 𝑑𝑄𝐶3
𝑄𝐶3(𝑇𝑃)
𝑄𝐶3(0)
= −𝑉𝑅𝐸𝐹 × (𝑄𝐶3(𝑇𝑃) − 𝑄𝐶3(0)) 
= −𝑉𝑅𝐸𝐹 × 4𝐶 × ((𝑉𝑋[1] − 𝑉𝑅𝐸𝐹) − 𝑉𝑋[0]) 
= −𝑉𝑅𝐸𝐹[𝐶3(𝑉𝑋[1] − 𝑉𝑋[0]) − 𝐶3(𝑉𝑅𝐸𝐹)] 
= −𝑉𝑅𝐸𝐹[𝐶3(∆𝑉𝑋10) − 𝐶3𝑉𝑅𝐸𝐹] 
= 𝐶3 × (−
1
2
𝑉𝑅𝐸𝐹
2 ) + 𝐶3𝑉𝑅𝐸𝐹
2 = 2𝐶𝑉𝑅𝐸𝐹
2  
= 𝐸𝑆𝑇𝐸𝑃0 + 𝐸𝑆𝑊0 
(4.6) 
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Figure 4.5 The flowchart of the first 3 clock cycles during the comparing period. 
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C1 C0C2
C3
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C0C2C3
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C2
C3
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C1
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Figure 4.6 A 3-bit single-ended capacitor array. 
During each comparing clock cycle, the total energy can be separated into two parts. 
One is named step energy, “ESTEP”, the other is named switching energy, “ESW”. The step 
energy depends on the number of capacitors which connect to the reference voltage, 
“VREF”; the switching energy depends on the smallest value of capacitors which connect to 
the reference voltage, “VREF”. The latch makes the decision, D1, as expressed in (4.7), and 
the total energy, “E1→2”, is calculated in (4.8) and (4.9). The output voltage of the capacitor 
at the 2nd comparing clock cycle is marked as, “VX[2]”. If “D1” is high, the bottom plate of 
C3 switches to ground, and C2 connects to “VREF”. On the other hand, if “D1” is low, both 
of the bottom plates of C3 and C2 connect to “VREF”. 
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𝐷1 = {
0, ⇒ 𝑉𝑋[2] = 𝑉𝑐𝑚 − 𝑉𝐼𝑁 +
3
4
𝑉𝑅𝐸𝐹
1, ⇒ 𝑉𝑋[2] = 𝑉𝑐𝑚 − 𝑉𝐼𝑁 +
1
4
𝑉𝑅𝐸𝐹
 (4.7) 
𝐷1 = 0 ⇒ 
𝐸1→2 = −𝑉𝑅𝐸𝐹[𝐶3((𝑉𝑋[2] − 𝑉𝑅𝐸𝐹) − (𝑉𝑋[1] − 𝑉𝑅𝐸𝐹))
+ 𝐶2((𝑉𝑋[2] − 𝑉𝑅𝐸𝐹) − 𝑉𝑋[1])] 
= −𝑉𝑅𝐸𝐹[(𝐶3 + 𝐶2)(𝑉𝑋[2] − 𝑉𝑋[1]) − 𝐶2(𝑉𝑅𝐸𝐹)] 
= −𝑉𝑅𝐸𝐹[(𝐶3 + 𝐶2)(∆𝑉𝑋21) − 𝐶2𝑉𝑅𝐸𝐹] 
= (𝐶3 + 𝐶2) (−
1
4
𝑉𝑅𝐸𝐹
2 ) + 𝐶2𝑉𝑅𝐸𝐹
2 =
1
2
𝐶𝑉𝑅𝐸𝐹
2  
= 𝐸𝑆𝑇𝐸𝑃1_0 + 𝐸𝑆𝑊1 
(4.8) 
𝐷1 = 1 ⇒ 
𝐸1→2 = −𝑉𝑅𝐸𝐹[𝐶2((𝑉𝑋[2] − 𝑉𝑅𝐸𝐹) − 𝑉𝑋[1])] 
= −𝑉𝑅𝐸𝐹[𝐶2(𝑉𝑋[2] − 𝑉𝑋[1]) − 2𝐶𝑉𝑅𝐸𝐹] 
= −𝑉𝑅𝐸𝐹[𝐶2(∆𝑉𝑋21) − 𝐶2𝑉𝑅𝐸𝐹] 
= 𝐶2 (
1
4
𝑉𝑅𝐸𝐹
2 ) + 𝐶2𝑉𝑅𝐸𝐹
2 =
5
2
𝐶𝑉𝑅𝐸𝐹
2  
= 𝐸𝑆𝑇𝐸𝑃1_1 + 𝐸𝑆𝑊1 
(4.9) 
 
(4.10) and (4.11) illustrate the output decisions at the 2nd clock cycle and the 
controller selects the switches to generate the output voltage of the capacitor array, 
“VX[3]”, at the 3rd comparing clock cycle. 
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𝐷1 = 0, 𝐷2 = {
0, ⇒ 𝑉𝑋[3] = 𝑉𝑐𝑚 − 𝑉𝐼𝑁 +
7
8
𝑉𝑅𝐸𝐹
1, ⇒ 𝑉𝑋[3] = 𝑉𝑐𝑚 − 𝑉𝐼𝑁 +
5
8
𝑉𝑅𝐸𝐹
 (4.10) 
𝐷1 = 1, 𝐷2 = {
0, ⇒ 𝑉𝑋[3] = 𝑉𝑐𝑚 − 𝑉𝐼𝑁 +
3
8
𝑉𝑅𝐸𝐹
1, ⇒ 𝑉𝑋[3] = 𝑉𝑐𝑚 − 𝑉𝐼𝑁 +
1
8
𝑉𝑅𝐸𝐹
 (4.11) 
There are 4 different conditions for the 3rd comparing clock cycle as shown in Figure 
4.5. The total energy for these cases depend on the switches. Equations (4.12), (4.13), 
(4.14) and (4.15) are the detail calculations. 
𝐷1 = 0, 𝐷2 =  0 ⇒ 
𝐸2→3 = −𝑉𝑅𝐸𝐹[𝐶3((𝑉𝑋[3] − 𝑉𝑅𝐸𝐹) − (𝑉𝑋[2] − 𝑉𝑅𝐸𝐹))
+ 𝐶2((𝑉𝑋[3] − 𝑉𝑅𝐸𝐹) − (𝑉𝑋[2] − 𝑉𝑅𝐸𝐹)) + 𝐶1((𝑉𝑋[3] − 𝑉𝑅𝐸𝐹) − 𝑉𝑋[2])] 
= −𝑉𝑅𝐸𝐹[(𝐶3 + 𝐶2 + 𝐶1)(𝑉𝑋[3] − 𝑉𝑋[2]) − 𝐶1(𝑉𝑅𝐸𝐹)] 
= −𝑉𝑅𝐸𝐹[(𝐶3 + 𝐶2 + 𝐶1)(∆𝑉𝑋32) − 𝐶1𝑉𝑅𝐸𝐹] 
= (𝐶3 + 𝐶2 + 𝐶1) (−
1
8
𝑉𝑅𝐸𝐹
2 ) + 𝐶1𝑉𝑅𝐸𝐹
2 =
1
8
𝐶𝑉𝑅𝐸𝐹
2  
= 𝐸𝑆𝑇𝐸𝑃2_00 + 𝐸𝑆𝑊2 
(4.12) 
𝐷1 = 0, 𝐷2 =  1 ⇒ 
𝐸2→3 = −𝑉𝑅𝐸𝐹[𝐶3((𝑉𝑋[3] − 𝑉𝑅𝐸𝐹) − (𝑉𝑋[2] − 𝑉𝑅𝐸𝐹)) + 𝐶1((𝑉𝑋[3] − 𝑉𝑅𝐸𝐹) − 𝑉𝑋[2])] 
= −𝑉𝑅𝐸𝐹[(𝐶3 + 𝐶1)(𝑉𝑋[3] − 𝑉𝑋[2]) − 𝐶1(𝑉𝑅𝐸𝐹)] 
= −𝑉𝑅𝐸𝐹[(𝐶3 + 𝐶1)(∆𝑉𝑋32) − 𝐶1𝑉𝑅𝐸𝐹] 
= (𝐶3 + 𝐶1) (−
1
8
𝑉𝑅𝐸𝐹
2 ) + 𝐶1𝑉𝑅𝐸𝐹
2 =
3
8
𝐶𝑉𝑅𝐸𝐹
2  
= 𝐸𝑆𝑇𝐸𝑃2_01 + 𝐸𝑆𝑊2 
(4.13) 
𝐷1 = 1, 𝐷2 =  0 ⇒ 
𝐸2→3 = −𝑉𝑅𝐸𝐹[𝐶2((𝑉𝑋[3] − 𝑉𝑅𝐸𝐹) − (𝑉𝑋[2] − 𝑉𝑅𝐸𝐹)) + 𝐶1((𝑉𝑋[3] − 𝑉𝑅𝐸𝐹) − 𝑉𝑋[2])] (4.14) 
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= −𝑉𝑅𝐸𝐹[(𝐶2 + 𝐶1)(𝑉𝑋[3] − 𝑉𝑋[2]) − 𝐶1(𝑉𝑅𝐸𝐹)] 
= −𝑉𝑅𝐸𝐹[(𝐶2 + 𝐶1)(∆𝑉𝑋32) − 𝐶1𝑉𝑅𝐸𝐹] 
= (𝐶2 + 𝐶1) (+
1
8
𝑉𝑅𝐸𝐹
2 ) + 𝐶1𝑉𝑅𝐸𝐹
2 =
11
8
𝐶𝑉𝑅𝐸𝐹
2  
= 𝐸𝑆𝑇𝐸𝑃2_10 + 𝐸𝑆𝑊2 
𝐷1 = 1, 𝐷2 =  1 ⇒ 
𝐸2→3 = −𝑉𝑅𝐸𝐹[𝐶1((𝑉𝑋[3] − 𝑉𝑅𝐸𝐹) − 𝑉𝑋[2])]
= −𝑉𝑅𝐸𝐹[𝐶1(𝑉𝑋[3] − 𝑉𝑋[2]) − 𝐶1(𝑉𝑅𝐸𝐹)] 
= −𝑉𝑅𝐸𝐹[𝐶1(∆𝑉𝑋32) − 𝐶1𝑉𝑅𝐸𝐹] 
= 𝐶1 (−
1
8
𝑉𝑅𝐸𝐹
2 ) + 𝐶1𝑉𝑅𝐸𝐹
2 =
7
8
𝐶𝑉𝑅𝐸𝐹
2  
= 𝐸𝑆𝑇𝐸𝑃2_11 + 𝐸𝑆𝑊2 
(4.15) 
 
According to the above process, the value of Vx at every comparing clock cycle, after 
switching transients have settled, is below 
At the nth comparing clock cycle 
𝑉𝑋[𝑛] = 𝑉𝑐𝑚 − 𝑉𝐼𝑁 +
𝐶𝑇
𝐶𝑇 + 𝐶𝐵
𝑉𝑅𝐸𝐹 (4.16) 
Where CT is the sum of all capacitors connected to the reference voltage, and CB is 
the sum of all capacitors connected to ground. 
𝐶𝑇 = ∑ 2
𝑖−1𝐶
𝑖
 for i such that Di=0 (4.17) 
𝐶𝐵 = ∑ 2
𝑖−1𝐶
𝑖
 for i such that Di=1 (4.18) 
and then the total energy of the capacitor array at the nth comparing clock cycle is defined 
as 
𝐸(𝑛−1)→𝑛 = 𝐸𝑆𝑇𝐸𝑃_𝑛 + 𝐸𝑆𝑊_𝑛 (4.19) 
𝐸𝑆𝑇𝐸𝑃_𝑛 = 𝐶𝑇𝑉𝑅𝐸𝐹(𝑉𝑋[𝑛] − 𝑉𝑋[𝑛 − 1]) = 𝐶𝑇𝑉𝑅𝐸𝐹(∆𝑉𝑋) (4.20) 
𝐸𝑆𝑊_𝑛 = 𝐶𝑛𝑉𝑅𝐸𝐹
2  (4.21) 
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The energy saving capacitor array 
A b-bit single-ended energy-saving capacitor array is illustrated in Figure 4.7. The 
difference between the conventional capacitor array and the energy-saving capacitor array 
is that the MSB capacitor, which is in the conventional array, replaced to the (b-1)-bit 
capacitor array. Therefore, in a b-bit energy-saving capacitor array there are two (b-1)-bit 
capacitor arrays, “upper array” and “lower array” connected together. 
C1
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Ssample
C0
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-
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Figure 4.7 The b-bit single-ended energy-saving DAC capacitor array. 
Figure 4.8 (a) demonstrates the sampling period for the b-bit energy-saving capacitor 
array and (b) is the 1st comparing clock cycle; (c) is the equivalent circuit which is the same 
as Figure 4.4 (c). 
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Figure 4.8 (a) The sampling period, (b) The 1st clock cycle of the comparing period, (c) 
The equivalent circuit of (b) 
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A 3-bit SAR DAC single-ended capacitor array, as shown in Figure 4.9, , has the 
same step energy with the conventional one. However, there is no the switching energy 
when Dn is “1” during the nth comparing clock cycle. The equations from (4.22) to (4.27) 
are the calculation. Finally, the total energy of the capacitor array at the nth comparing 
clock cycle is defined as 
𝐸(𝑛−1)→𝑛 = 𝐸𝑆𝑇𝐸𝑃_𝑛 + 𝐸𝑆𝑊_𝑛 (4.19) 
𝐸𝑆𝑇𝐸𝑃_𝑛 = 𝐶𝑇𝑉𝑅𝐸𝐹(𝑉𝑋[𝑛] − 𝑉𝑋[𝑛 − 1]) = 𝐶𝑇𝑉𝑅𝐸𝐹(∆𝑉𝑋) (4.20) 
𝐸𝑆𝑊_𝑛 = 𝐶𝑛 ∙ 𝐷𝑛̅̅̅̅ ∙ 𝑉𝑅𝐸𝐹
2  (4.21) 
𝐷1 = 0   
    𝐸1→2 = −𝑉𝑅𝐸𝐹[(𝐶2 + 𝐶1 + 𝐶0)((𝑉𝑋[2] − 𝑉𝑅𝐸𝐹) − (𝑉𝑋[1] − 𝑉𝑅𝐸𝐹)) 
+𝐶2((𝑉𝑋[2] − 𝑉𝑅𝐸𝐹) − 𝑉𝑋[1])] 
= −𝑉𝑅𝐸𝐹[(𝐶3 + 𝐶2)(∆𝑉𝑋12) − 𝐶2𝑉𝑅𝐸𝐹] 
= −𝑉𝑅𝐸𝐹(𝐶3 + 𝐶2) (
1
4
𝑉𝑅𝐸𝐹) + 𝐶2𝑉𝑅𝐸𝐹
2 = −
1
2
𝐶2𝑉𝑅𝐸𝐹
2  
= 𝐸𝑆𝑇𝐸𝑃1_1 + 𝐸𝑆𝑊1 
(4.22) 
𝐷1 = 1  ⇒ 
    𝐸1→2 = −𝑉𝑅𝐸𝐹[(𝐶1 + 𝐶0)((𝑉𝑋[2] − 𝑉𝑅𝐸𝐹) − (𝑉𝑋[1] − 𝑉𝑅𝐸𝐹))] 
= −𝑉𝑅𝐸𝐹[𝐶2(∆𝑉𝑋12)] 
= −𝑉𝑅𝐸𝐹[𝐶2 (−
1
4
𝑉𝑅𝐸𝐹)] =
1
4
𝐶2𝑉𝑅𝐸𝐹
2  
= 𝐸𝑆𝑇𝐸𝑃1_0 
(4.23) 
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Figure 4.9 A 3-bit single-ended energy-saving capacitor array. 
𝐷1 = 0 , 𝐷2 = 0 ⇒ 
    𝐸2→3 = −𝑉𝑅𝐸𝐹[(𝐶2 + 𝐶2 + 𝐶1 + 𝐶0)((𝑉𝑋[3] − 𝑉𝑅𝐸𝐹) − (𝑉𝑋[2] − 𝑉𝑅𝐸𝐹)) 
+𝐶1((𝑉𝑋[3] − 𝑉𝑅𝐸𝐹) − 𝑉𝑋[2])] 
= −𝑉𝑅𝐸𝐹[(𝐶3 + 𝐶2 + 𝐶1)(∆𝑉𝑋23) − 𝐶1𝑉𝑅𝐸𝐹] 
= −𝑉𝑅𝐸𝐹(𝐶3 + 𝐶2 + 𝐶1) (
1
8
𝑉𝑅𝐸𝐹) + 𝐶1𝑉𝑅𝐸𝐹
2  
= 𝐸𝑆𝑇𝐸𝑃2_00 + 𝐸𝑆𝑊2 
(4.24) 
𝐷1 = 0 , 𝐷2 = 1 ⇒ 
    𝐸2→3 = −𝑉𝑅𝐸𝐹[(𝐶2 + 𝐶2 + 𝐶0)((𝑉𝑋[3] − 𝑉𝑅𝐸𝐹) − (𝑉𝑋[2] − 𝑉𝑅𝐸𝐹)) 
+𝐶1(𝑉𝑋[3] − 𝑉𝑋[2])] 
= −𝑉𝑅𝐸𝐹[(2𝐶2 + 𝐶1 + 𝐶0)(∆𝑉𝑋23)] 
(4.25) 
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= −𝑉𝑅𝐸𝐹(𝐶3 + 𝐶1) (−
1
8
𝑉𝑅𝐸𝐹) 
              = 𝐸𝑆𝑇𝐸𝑃2_01 
𝐷1 = 1, 𝐷2 = 0 ⇒ 
    𝐸2→3 = −𝑉𝑅𝐸𝐹[(𝐶1 + 𝐶0)((𝑉𝑋[3] − 𝑉𝑅𝐸𝐹) − (𝑉𝑋[2] − 𝑉𝑅𝐸𝐹)) 
+𝐶1((𝑉𝑋[3] − 𝑉𝑅𝐸𝐹) − 𝑉𝑋[2])] 
= −𝑉𝑅𝐸𝐹[(2𝐶1 + 𝐶0)(∆𝑉𝑋23) − 𝐶1𝑉𝑅𝐸𝐹] 
= −𝑉𝑅𝐸𝐹(𝐶2 + 𝐶1) (
1
8
𝑉𝑅𝐸𝐹) + 𝐶1𝑉𝑅𝐸𝐹
2  
= 𝐸𝑆𝑇𝐸𝑃2_10 + 𝐸𝑆𝑊2 
(4.26) 
𝐷1 = 1, 𝐷2 = 1 ⇒ 
    𝐸2→3 = −𝑉𝑅𝐸𝐹[𝐶0(𝑉𝑋[3] − 𝑉𝑅𝐸𝐹) − (𝑉𝑋[2] − 𝑉𝑅𝐸𝐹))] 
= −𝑉𝑅𝐸𝐹[𝐶0(∆𝑉𝑋23)] 
= −𝑉𝑅𝐸𝐹(𝐶1) (−
1
8
𝑉𝑅𝐸𝐹) 
= 𝐸𝑆𝑇𝐸𝑃2_11 
(4.27) 
Comparing the conventional and energy-saving capacitor arrays [22] 
The 3-bit SAR ADC examples are illustrated in Figure 4.10 and Figure 4.11. During 
the sampling period, one terminal connects to the input, “Vip” or “Vin”, and the other 
connects to the reference voltage, “Vcm”, as shown in Figure 4.10. Each capacitor array 
has 4 capacitors, C0, C1, C2 and C3. C1 is the minimum value, called the least significant 
bit (LSB). C3 is the maximum value, called the most significant bit (MSB). The minimum 
unit of the capacitor is C, 20fF, and the area is 4.08µm×4.08µm. C0 and C1 have the same 
value, C. C2 is 2
2-1 times as C0, and C3 is 2
3-1 times as C0, as shown in Table 4.1.  
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During the comparing period, there are different switching energies, illustrated in 
Figure 4.12 and Figure 4.13. In the first cycle, only the MSB capacitor connects with the 
high power supply voltage, “Vdd”, others connect with the low power supply voltage, 
“Vss”, in the upper capacitor array; the opposite connections are in the lower capacitor 
array. 
Vcm
Vin
Vcm
C
C2C C
C2C
4C
4C
Vip Vip Vip Vip
Vin Vin Vin
Vcm
Vin
Vcm
C0
Vip Vip Vip Vip
Vin Vin Vin
C1C2C3
C0C1C2C3
MSB LSB
 
Figure 4.10 A 3-bit SAR ADC with conventional capacitor arrays in both inputs at 
sampling period. 
Vcm
Vcm
C
C2C C
C2C
Vip Vip Vip
Vin Vin Vin
C2C C
Vin Vin Vin
CC2C
Vip Vip Vip
Vcm
Vcm
C0
Vip Vip Vip
Vin Vin Vin
C1C2
C0C1C2
C0
Vin Vin Vin
C1C2
Vip Vip Vip
C0C1C2
 
Figure 4.11 A 3-bit SAR ADC with energy-saving capacitor arrays in both inputs at 
sampling period 
Table 4.1 The value of the upper capacitor array for the example 3-bit SAR ADC. 
Name Value 
C0 C = 20fF 
C1 C = 20fF 
C2 2C = 40fF 
C3 4C = 80fF 
    
43 
According to the rules from (4.7) to (4.21), the n-bit total energy of the conventional 
SAR ADC with two input capacitor arrays are derived as 
𝐸𝑡𝑜𝑡𝑎𝑙𝑛−𝑏𝑖𝑡 = ∑ 2
𝑛+1−2𝑖(2𝑖 − 1) ∙ 𝐶 ∙ 𝑉𝑟𝑒𝑓
2
𝑛
𝑖=1
 (4.28) 
According to the rules from (4.22) to (4.27), the n-bit total energy of the energy-
saving SAR ADC with two input capacitor arrays are derived as 
𝐸𝑡𝑜𝑡𝑎𝑙𝑛−𝑏𝑖𝑡 = [2
𝑛−2 + ∑ 2𝑛−1−2𝑖(2𝑖 + 1)
𝑛−1
𝑖=1
] ∙ 𝐶 ∙ 𝑉𝑟𝑒𝑓
2  (4.29) 
♦  𝑉𝑐𝑚 =
1
2
(𝑉𝑑𝑑 + 𝑉𝑠𝑠) 
♦  𝑉𝑟𝑒𝑓 = 𝑉𝑑𝑑 − 𝑉𝑠𝑠 
(4.30) 
(4.31) 
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Figure 4.12 A 3-bit conventional SAR ADC. 
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Figure 4.13 A 3-bit energy saving SAR ADC. 
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The Split Capacitor Array 
For a conventional SAR DAC capacitor array, the maximum capacitor value is 2N-1 
times the minimum one. N is the number of bits of the ADC. Our design is a 12 bits SAR 
ADC, so the minimum capacitor is 20fF, which is 4.08µm×4.08µm area. The maximum 
capacitor would be 40.96pF and the area is 2048 times of the minimum capacitor. It is not 
reasonable implementation for VLSI. Therefore, the split capacitor is used to separate one 
capacitor array into two arrays, a main capacitor array and a sub capacitor by using a bridge 
capacitor, “Cbg,” connected these arrays, as shown in Figure 4.14. The combination 
capacitor of the bridge capacitor and the sub capacitor array should be the minimum 
capacitor value, which can expressed as 
𝐶𝑏𝑔 × ∑ 𝐶𝑆,𝑖
𝑁−𝑀
𝑖=0
𝐶𝑏𝑔 + ∑ 𝐶𝑆,𝑖
𝑁−𝑀
𝑖=0
=
𝐶𝑏𝑔 × [∑ (2
𝑖−1 × 𝐶)𝑁−𝑀𝑖=1 + 𝐶]
𝐶𝑏𝑔 + [∑ (2𝑖−1 × 𝐶) + 𝐶]
𝑁−𝑀
𝑖=1
= 𝐶 (4.32) 
29C 25C28C 26C 23C C22C 2C
VIN
27C C24C
Vcm
210C211C
C2C22C 25C26C 23CC 22C 2C
VIN
27C C24C
Vcm
Cbg
Main Cap Array (8 bits)Sub Cap Array (4 bits)
23C
 
Figure 4.14 An example of the spilt capacitor array during the sampling period. 
Separating a 12-bit conventional capacitor array into a 8-bit main capacitor array and 
a 4-bit sub capacitor array, the maximum capacitor would be reduced from 211C to 27C, 
which is 2.56pF. Finally, combining the two different separated methodologies, as shown 
in Figure 4.15, we propose another split capacitor array which not only can save more 
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energy, but also can reduce the area of capacitors. The maximum energy for the nth-bit can 
be derived as 
𝑘 ≤ 𝑚 𝐸𝑛−𝑏𝑖𝑡 = 2𝑘−1 ∙ (1 −
2𝑘 − 1
2𝑚+1
) ∙ 𝐶𝑉𝑟𝑒𝑓
2  (4.33) 
𝑘 > 𝑚 𝐸𝑛−𝑏𝑖𝑡 = 2−(𝑘+1) ∙ (2𝑛 − 2𝑚 − 2−(1+𝑛−𝑚) − 2−(𝑛+𝑚−𝑘) − 1) ∙ 𝐶𝑉𝑟𝑒𝑓
2  (4.34) 
C2C22C 25C26C 23CC 22C 2C
VIN
27C C24C
VX
Cbg
VIN VIN VIN VIN VIN VIN VIN VIN VIN VIN VIN
25C26C 23C 22C 2C27C C24C
VIN VIN VIN VIN VIN VIN VIN VIN
C2C22C C
VIN VIN VIN VIN
Cbg
Vcm
 
Figure 4.15 The proposed split capacitor array during sampling period. 
There are two examples to illustrate this split capacitor array works by using the same 
method controlled the switches. Figure 4.16 and Figure 4.17 are the first single split 
capacitor array, which has a 3-bit main DAC capacitor array and a 2-bit sub DAC capacitor 
array. There are 5 comparing clock cycles to decide the ADC outputs. At the first three 
cycles, the main capacitor array would be selected from MSB to LSB, as shown in Figure 
4.16. During the rest cycles, the sub capacitor array would be operated like Figure 4.17, 
which illustrates the selections after the first three bits is “111.” We could treat the voltage 
nodes “Vz1” and Vz2” are the same node during the period. Then the switches follow the 
same rules as selecting the main capacitor array. 
    
47 
C
4
C
V
X
4
C
2
C
C
V
d
d
V
d
d
V
d
d
C
V
d
d
V
d
d
2
C
V
d
d
C
V
d
d
C
4
C
C
V
X
4
C
2
C
V
d
d
V
d
d
C
V
d
d
V
d
d
2
C
V
d
d
C
C
4
C
2
C
V
X
4
C
C
V
d
d
V
d
d
C
V
d
d
V
d
d
2
C
C
V
d
d
C
4
C
2
C
C
V
X
4
C
V
d
d
C
V
d
d
V
d
d
2
C
C
C
4
C
V
X
4
C
2
C
C
V
d
d
V
d
d
C
V
d
d
2
C
V
d
d
C
V
d
d
C
4
C
V
X
4
C
2
C
C
V
d
d
C
V
d
d
2
C
V
d
d
C
C
4
C
2
C
V
X
4
C
C
V
d
d
C
V
d
d
2
C
C
V
d
d
C
4
C
2
C
C
V
X
4
C
C
V
d
d
2
C
C
C
4
C
C
V
X
4
C
2
C
C
V
d
d
V
d
d
C
V
d
d
2
C
V
d
d
C
4
C
2
C
C
V
X
4
C
C
V
d
d
V
d
d
C
V
d
d
V
d
d
2
C
C
4
C
2
C
C
V
X
4
C
2
C
C
V
d
d
V
d
d
C
V
d
d C
4
C
2
C
C
V
X
4
C
2
C
C
V
d
d
V
d
d
V
d
d
C
V
d
d
V
d
d
C
2
C
C
4
C
2
C
C
V
X
4
C
2
C
C
V
d
d
V
d
d
V
d
d
C
2
C
C
V
d
d
V
d
d
V
d
d
3 4C3
4
C
E
1
 
2 =
E
ste
p [2
]+
E
sw
[2
]
E
sw
[2
]=
 4
C
 X
 V
d
d
2
V
x [2
]=
V
cm
 -V
in
 +
1
2
1
6
V
d
d
V
x [1
]=
V
cm
 -V
in
 +
816
V
d
d
E
0
 
1 =
E
ste
p [1
]+
E
sw
[1
]
E
sw
[1
]=
 8
C
 X
 V
d
d
2
E
ste
p [1
]=
1
6 8
V
d
d
2
8
C
 X
E
ste
p [2
]=
1
6 4
V
d
d
2
1
2
C
 X
E
1
 
2 =
E
ste
p [2
]+
E
sw
[2
]
E
sw
[2
]=
 0
V
x [2
]=
V
cm
 -V
in
 +
416
V
d
d
E
ste
p [2
]=
1
6 -4
V
d
d
2
4
C
 X
E
2
 
3 =
E
ste
p [3
]+
E
sw
[3
]
V
x [3
]=
V
cm
 -V
in
 +
1
4
1
6
V
d
d
E
ste
p [3
]=
1
6 2
V
d
d
2
1
4
C
 X
E
2
 
3 =
E
ste
p [3
]+
E
sw
[3
]
E
sw
[3
]=
 0
V
x [3
]=
V
cm
 -V
in
 +
1
0
1
6
V
d
d
E
ste
p [3
]=
1
6 -2
V
d
d
2
1
0
C
 X
E
2
 
3 =
E
ste
p [3
]+
E
sw
[3
]
E
sw
[3
]=
 2
C
 X
 V
d
d
2
V
x [3
]=
V
cm
 -V
in
 +
616
V
d
d
E
ste
p [3
]=
1
6 2
V
d
d
2
6
C
 X
E
2
 
3 =
E
ste
p [3
]+
E
sw
[3
]
E
sw
[3
]=
 0
V
x [3
]=
V
cm
 -V
in
 +
216
V
d
d
E
ste
p [3
]=
1
6 -2
V
d
d
2
2
C
 X
C
4
C
2
C
C
V
X
4
C
C
V
d
d
C
V
d
d
2
C
C
4
C
C
V
X
4
C
2
C
C
V
d
d
V
d
d
V
d
d
C
V
d
d
V
d
d
2
C
V
d
d
E
sw
[3
]=
 2
C
 X
 V
d
d
2
E
3
 
4 =
E
ste
p [4
]+
E
sw
[4
]
V
x [4
]=
V
cm
 -V
in
 +
1
5
1
6
V
d
d
E
ste
p [4
]=
1
6 1
V
d
d
2
1
5
C
 X
E
sw
[4
]=
 C
 X
 V
d
d
2
E
3
 
4 =
E
ste
p [4
]+
E
sw
[4
]
V
x [4
]=
V
cm
 -V
in
 +
1
3
1
6
V
d
d
E
ste
p [4
]=
1
6 -1
V
d
d
2
1
3
C
 X
E
sw
[4
]=
 0
E
3
 
4 =
E
ste
p [4
]+
E
sw
[4
]
V
x [4
]=
V
cm
 -V
in
 +
1
1
1
6
V
d
d
E
ste
p [4
]=
1
6 1
V
d
d
2
1
1
C
 X
E
sw
[4
]=
 C
 X
 V
d
d
2
E
3
 
4 =
E
ste
p [4
]+
E
sw
[4
]
V
x [4
]=
V
cm
 -V
in
 +
916
V
d
d
E
ste
p [4
]=
1
6 -1
V
d
d
2
9
C
 X
E
sw
[4
]=
 0
E
3
 
4 =
E
ste
p [4
]+
E
sw
[4
]
V
x [4
]=
V
cm
 -V
in
 +
716
V
d
d
E
ste
p [4
]=
1
6 1
V
d
d
2
7
C
 X
E
sw
[4
]=
 C
 X
 V
d
d
2
E
3
 
4 =
E
ste
p [4
]+
E
sw
[4
]
V
x [4
]=
V
cm
 -V
in
 +
516
V
d
d
E
ste
p [4
]=
1
6 -1
V
d
d
2
5
C
 X
E
sw
[4
]=
 0
E
3
 
4 =
E
ste
p [4
]+
E
sw
[4
]
V
x [4
]=
V
cm
 -V
in
 +
316
V
d
d
E
ste
p [4
]=
1
6 1
V
d
d
2
3
C
 X
E
sw
[4
]=
 C
 X
 V
d
d
2
E
3
 
4 =
E
ste
p [4
]+
E
sw
[4
]
V
x [4
]=
V
cm
 -V
in
 +
116
V
d
d
E
ste
p [4
]=
1
6 -1
V
d
d
2
C
 X
E
sw
[4
]=
 0
 
Figure 4.16 An example of 3-bit main and 2-bit sub capacitor array (part I). 
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Figure 4.17 An example of 3-bit main and 2-bit sub capacitor array (part II). 
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Finally, we can compare these three different switching energies, as shown in Figure 
4.18 and Figure 4.19. The new method has only 10% switching energy compared to the 
conventional method. The total capacitor array are is about 21.1pF, only 12.8% compared 
to the conventional method. Table 4.2 is a summary of these three ways of the capacitor 
array. 
 
Figure 4.18 Switching Energy vs. Output Code. 
 
Figure 4.19 Switching Energy vs. #of Bit. 
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Table 4.2 Summary of three methods for the capacitor array. 
Method Area 
(µm2) 
Ctotal # of 
Switches 
Average Switching Energy 
(C×Vref
2) 
Conventional 131,072 163.84pF 72 5.46×103 
Energy Saving 131,072 163.84pF 144 3.41×103 
Energy Saving + Split 16,880 21.10pF 144 446.3 
Clock generation circuit 
The maximum sampling rate is 500 kHz; and there are 1 sampling cycle and 12 
comparing cycles. The clock rate is 6.5 MHz. The switches of capacitor array are CMOS 
pairs, therefore we need two nonoverlapping phase clocks to control the switches, as 
illustrated in Figure 4.20, which make sure there is only one potential voltage connected 
with capacitors. Since the power supply is 1 volt, the switches will not turn on completely. 
Therefore, the bootstrapping circuit, as shown in Figure 4.21 is added to double the voltage 
to 1.8 volt for sampling switches. 
Clock
CLK1
CLK2
 
Figure 4.20 Nonoverlapping clock generation circuit. 
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-Vss
Vdd
clksn
CB1 CB2
samplen
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Figure 4.21 The bootstrapping circuit. 
The structure of the comparator 
Figure 4.22 is the comparator which includes three series pre-amplifiers and a latch. 
The first pre-amplifier is a rail-to-rail amplifier with a common mode feedback, as shown 
in Figure 4.23 and Figure 4.24. The others are the same with the nmos input pair. The total 
gain is about 10 V/V ( 20dB). 
Vcm
Vcm
Vcm
Vcm
Vcm
Vcm
Vcm
CapArray
CapArray
Pre-Amp Pre-Amp Pre-Amp
Latch
 
Figure 4.22 The comparator with input offset voltage cancellation by auto-zero technique 
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The auto-zero technique is used to cancel the input offset voltage, which comes from 
the mismatch of the pre-amplifier. During the sampling period, the switches turn on and all 
inputs of the pre-amplifiers and the inputs of the latch connect to the reference voltage, 
“Vcm”. Each offset voltage is storage in the capacitors which connect with outputs of each 
pre-amplifier and inputs of the next stage. However, the auto-zero technique cannot 
compensate the input offset of the latch. Therefore, the digital background calibration helps 
to improve the accuracy of the SAR ADC. 
Vcmc
Vip Vin
VopVon
enable
Vb1
Vb2 Vb2
Vcmc
Vin Vip
Vop Von
Vb3 Vb3
Vb4
enablen
Vdd
Vss
 
Figure 4.23 The rail-to-rail pre-amplifier. 
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Figure 4.24 The common mode feedback circuit. 
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The background calibration [23] [24] [25] 
For differential devices, the most important part of the input offset voltage comes 
from the input pair mismatch, which can be categorized into threshold mismatch, ΔVth, and 
the current factor mismatch, Δβ. In this latch design, the drawn size of input transistor is 
W/L=1.44µm/1.44µm, and the fingers, “nf,” is 16. The equations are derived as below: 
𝐼𝐷 =
1
2
𝐶𝑜𝑥𝜇𝑛 (
𝑊
𝐿
) ∙ (𝑉𝐺𝑆 − 𝑉𝑡ℎ)
2 =
𝛽
2
(𝑉𝐺𝑆 − 𝑉𝑡ℎ)
2 (4.35) 
                          𝑔𝑚 = √2𝛽𝐼𝐷 =
2𝐼𝐷
𝑉𝐺𝑆−𝑉𝑡ℎ
 (4.36) 
 ∆𝐼𝐷 =
∆𝛽
2
∙ (𝑉𝐺𝑆 − 𝑉𝑡ℎ)
2 − ∆𝑉𝑡ℎ ∙ 𝛽 ∙ (𝑉𝐺𝑆 − 𝑉𝑡ℎ) + ∆𝑉𝐺𝑆 ∙ 𝛽 ∙ (𝑉𝐺𝑆 − 𝑉𝑡ℎ) (4.37) 
Assuming the constant current  ΔID=0  
0 =
∆𝛽
2
(𝑉𝐺𝑆 − 𝑉𝑡ℎ) + 𝛽(∆𝑉𝐺𝑆 − ∆𝑉𝑡ℎ) (4.38) 
∆𝑉𝐺𝑆 = −
∆𝛽
𝛽
∙
1
2
∙ (𝑉𝐺𝑆 − 𝑉𝑡ℎ) + ∆𝑉𝑡ℎ = −
∆𝛽
𝛽
∙
𝐼𝐷
𝑔𝑚
+ ∆𝑉𝑡ℎ (4.39) 
𝜎(∆𝑉𝐺𝑆) = √(
𝜎(∆𝛽)
𝛽
∙
𝐼𝐷
𝑔𝑚
)2 + (𝜎(∆𝑉𝑡ℎ))2 (4.40) 
Consider the “self-mismatch”  
∆𝑉𝑡ℎ = 𝑉𝑡ℎ1 − 𝑉𝑡ℎ2 (4.41) 
𝜎∆𝑉𝑇𝐻 = √𝜎𝑉𝑡ℎ1
2 + 𝜎𝑉𝑡ℎ2
2 = √2𝜎𝑉𝑡ℎ
2 =
𝐴𝑉𝑡ℎ
√𝑊𝐿
 (4.42) 
The differential input pair of the latch could be modeled as Figure 4.25. The effective 
channel length, “Leff,” for the drawn length of 1.44µm is 1.372µm. The standard deviation 
of the random mismatches can be approximated by [5], 
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𝜎2(∆𝑉𝑡ℎ) =
𝐴𝑉𝑡ℎ
2
𝑊𝐿𝑒𝑓𝑓
 (4.43) 
𝜎2(∆𝛽)
𝛽2
=
𝐴𝛽
2
𝑊𝐿𝑒𝑓𝑓
 (4.44) 
M1Vin1
M2 Vin2
ΔVth
W-ΔW
L
W
L
M1Vin1
M2 Vin2
ΔVeq
W
L
W
L
 
Figure 4.25 Model of device mismatch and the input referred offset in differential pair. 
(ΔVth) and (Δβ) are standard deviations of ΔVth and Δβ, respectively, 𝐴𝑉𝑡ℎ
2  and 𝐴𝛽
2  
are area proportionality constant which could be found from a lookup table for a given 
oxide spacing in TSMC 0.18µm technology report. It is found that 𝐴𝑉𝑡ℎ = 5.13 mV-µm, 
Aβ=1%µm. In order to get the accurately estimation, the Hspice monte carlo simulation of 
the latch, as shown in Figure 4.26, included the extracted parasitic capacitors and resistors 
for (ΔId1) and (ΔVth1) as shown in Figure 4.27 and Figure 4.28. An ideal voltage source 
on transistor gate with magnitude ΔVth1=6(ΔVth1), which is about 74.4 mV. The current 
factor mismatch as error in channel width, 
∆𝑊
𝑊
= 6
𝜎(𝛥𝛽)
𝛽
. The equivalent input offset dues 
to current factor mismatch of M1, ΔVeq,due to Δβ1, is 
∆𝑉𝑒𝑞,𝑑𝑢𝑒 𝑡𝑜 ∆𝛽1 =
1
2
(
∆𝑊
𝐿𝑒𝑓𝑓
) (𝑉𝐺𝑆1 − 𝑉𝑡ℎ)
=
1
2
(
3.93𝜇𝑚
1.37𝜇𝑚
) (497.67 − 4.86.18)(𝑚𝑉)
= 16.465 (𝑚𝑉) 
(4.45) 
The total equivalent input offset dues to M1 is  
∆𝑉𝑒𝑞,𝑑𝑢𝑒 𝑡𝑜 𝑀1 = ∆𝑉𝑡ℎ1 + ∆𝑉𝑒𝑞,𝑑𝑢𝑒 𝑡𝑜 ∆𝛽1 ≈ 90.87 (𝑚𝑉) (4.46) 
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Using the same way, the mismatch parameters of transistor pair, M3 and M4, can be 
calculated as 
∆𝑉𝑡ℎ3 = 19.532 (𝑚𝑉) (4.47) 
∆𝑉𝑒𝑞,𝑑𝑢𝑒 𝑡𝑜 ∆𝛽3 = 9.283 (𝑚𝑉) (4.48) 
The total equivalent input offset dues to M3 is  
∆𝑉𝑒𝑞,𝑑𝑢𝑒 𝑡𝑜 𝑀3 = ∆𝑉𝑡ℎ3 + ∆𝑉𝑒𝑞,𝑑𝑢𝑒 𝑡𝑜 ∆𝛽3 ≈ 28.82 (𝑚𝑉) (4.49) 
For the initial state, we could just consider the mismatch of M1, M2, M3 and M4. 
Therefore, the total equivalent input offset is 
∆𝑉𝑒𝑞 = ∆𝑉𝑒𝑞,𝑑𝑢𝑒 𝑡𝑜 𝑀1 + ∆𝑉𝑒𝑞,𝑑𝑢𝑒 𝑡𝑜 𝑀3 ≈ 119.69 (𝑚𝑉) (4.50) 
The total input-referred offset voltage is ±60 mV. 
Vdd
Vss
M1
Clk
nip
nom
M2 nim
nop
M3 M4
3
W
L 4
W
L
1
W
L 2
W
L
 
Figure 4.26 The latch module for mismatch calculation. 
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Figure 4.27 The drain current standard deviation of M1. 
 
Figure 4.28 The threshold voltage standard deviation of M1. 
In order to compensate this input-referred offset, the architecture is shown in Figure 
4.29, used by [25]. During the sampling period, the inputs of the latch connect to the 
reference voltage, “Vcm,” so the input difference voltage should be caused by the referred-
offset voltage. Therefore, we can use the output of the latch to decide turning on/off the 
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right hand side or the left hand side of the latch. A digital FSM controls this mechanism. 
And we don’t need an extra clock cycle to compensate this offset. 
Vdd
-Vss
M1 M2
ensource
nimninp
ndm1 ndp1
nom nop
enable
enable enable
enable
VddVdd
cmp0 cmp0cmp1 cmp1cmp2 cmp2cmp3 cmp3 cmp4 cmp5 cmp6 cmp7 cmp8cmp4cmp5cmp6cmp7cmp8
 
Figure 4.29 The latch with compensation capacitors. 
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Figure 4.30 The schematic of PMOS type capacitors for input-referred offset cancellation 
Figure 4.30 is the detail schematic for the compensated PMOS type capacitors, which 
separated into fine and coarse tune parts. For fine tuning, each step is 1 mV. For coarse 
tuning, each step is about 15 mV and the total steps are 4. The first two coarse tunes are 
linear, which is from 0 mV to 30 mV. The third and fourth coarse regions have some 
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nonlinear, therefore, there are extra PMOS type capacitors added during these two regions. 
Figure 4.31 is the simulation result when the input-referred offset is 42 mV. The first 
waveform is the coarse trimming switches on/off. The second one is the fine trimming 
switches on/off. The third one is the outputs of the latch. The last waveform is the sampling 
period. 
 
Figure 4.31 A post simulation result of the input-referred offset cancellation. 
Simulation Results 
The performance of this 12-bit SAR ADC will be simulated in this section. For the 
static nonidealities, the differential nonlinearity (DNL) and the integral nonlinearity (INL) 
are presented. For an ideal ADC, the output code would have equal width. For example, a 
3-bit ADC and the input range is 1 volt. There are 8 output codes. Each code has the same 
input range, which is 1/8 volt. The input range for the code number, “000,” is from 0 volt 
to 0.125 volt. For the code number, “001,” it is from 0.125 volt to 0.25 volt. The noise and 
mismatch would cause the nonlinearity problem. Therefore, the input range would not be 
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the same in the real world. To measure the nonlinearity, DNL and INL, the ramp signal 
from -0.5 volt to +0.5 volt is given as an input signal. After getting the digital 12-bit output 
data, the DNL and INL can be calculated by using Matlab, as shown in Figure 4.32 and 
Figure 4.33. The DNL is +0.576/-0.96 LSB, and the INL is +0.534/-0.655 LSB. 
 
Figure 4.32 DNL simulation result 
 
Figure 4.33 DNL simulation result. 
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For the dynamic performance, Figure 4.34 is the FFT spectrum simulation result by 
setting the input signal at 249 kHz, which is close to the Nyquist sampling frequency. The 
SNDR can be estimated 69dB. The effective number of bits (ENOB) is 11.17. The total 
power dissipation of the ADC is 60-µW at 500-KS/s sampling rate and the supply voltages 
are ±0.5V. The figure of merit (FOM) is 52.08-fJ/conversion step, which can be express in  
𝐹𝑂𝑀 =
𝑃𝑜𝑤𝑒𝑟
2𝐸𝑁𝑂𝐵 ∙ 𝑓𝑠
= (4.51) 
𝐹𝑂𝑀3 =
𝑃𝑜𝑤𝑒𝑟
2 ∙ 𝐶𝑜𝑛𝑣𝑒𝑟𝑠𝑖𝑜𝑛 𝐵𝑎𝑛𝑑𝑤𝑖𝑑𝑡ℎ
= "𝐸𝑛𝑒𝑟𝑔𝑦 𝑝𝑒𝑟 𝑁𝑦𝑞𝑢𝑖𝑠𝑡 𝑆𝑎𝑚𝑝𝑙𝑒" (4.52) 
𝐸𝑁𝑂𝐵 =
𝑆𝑁𝐷𝑅 − 1.76
6.02
 (4.53) 
 
 
Figure 4.34 FFT spectrum with 249 kHz input signal. 
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CHAPTER 5 
Implementation 
Figure 5.1 and Figure 5.2 are the layout arrangement and the chip with I/O pads. The 
whole chip area is 1150µm×890µm. Table 5.1 is the pin assignment. There are two pairs 
analog power supplies and two pairs digital power supplies and 1 pair I/O buffers power 
supply. Figure 5.3 is the 48 pins footprint. The PCB layout and the testing chip are shown 
in Figure 5.4. The input testing signals and the output signals of the chopper amplifier are 
presented in Figure 5.5 and Figure 5.6. The testing results show that the chopper amplifier 
could functional work if the input signal is large, because the small amplitude low 
frequency input signals will be decoupled by the front-end capacitor. Therefore, the 
chopper switches should put in front of the capacitor shifting the input signals to a higher 
frequency. 
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Figure 5.1 The layout arrangement. 
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Figure 5.2 Layout 
 
Figure 5.3 The 48 pins footprint. 
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Table 5.1 Pin assignment. 
PIN # Name PIN # Name PIN # Name PIN # Name 
1 VSSA 13 cmp3 25 VDDA2 37 DO3 
2 lpip 14 cmp4 26 enamp 38 VDDD 
3 lpim 15 cmp5 27 encmp 39 VSSD 
4 nref 16 cmp6 28  40 DO2 
5 VDDA1 17 VDDIO 29 DO8 41 DO1 
6 VSSA1 18  30 DO7 42 DO0 
7 VSSIO 19 cmp7 31  43 VDDIO 
8 om 20 cmp8 32 VSSIO 44 nclk 
9 op 21 DO11 33  45 reset 
10 cmp0 22 DO10 34 DO6 46 CLK16K 
11 cmp1 23 DO9 35 DO5 47 ipt 
12 cmp2 24 VSSA2 36 DO4 48 imt 
 
 
Figure 5.4 The PCB and testing chip. 
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Figure 5.5 The input testing signals 
 
 
Figure 5.6 The output signals of the chopper amplifier. 
Conclusions  
In this research, a 1-V low power biosensor have been proposed for a front-end 
chopper stabilized amplifier with DEO suppressed feedback, the 2nd order anti-aliasing 
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low-pass filter, and a 12-bit SAR ADC with digital calibration. The flicker noise and the 
DEO could be eliminated by the chopper stabilized amplifier. The harmonic signals and 
noise could be removed by the anti-aliasing filter. Combining the energy-efficient and 
splitting methods, the switching energy could be reduced 90% comparing with the 
conventional method. 
Future Work 
There are two different applications based on this bio-sensor in the future circuit 
design. One is to improve the power consumption and accuracy for the future portable 
blood glucose monitor systems. The frequency is below 10 Hz and it needs a 10 to 12-bit 
SAR ADC. The other is for tumor cell detection using an electrochemical impedance 
technique. The noisy environment, and high accuracy are the challenges in this medical 
field. It needs a 7 to 8-bit ADC. 
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